What architecture is bi-endian at runtime?

The name of the pictureThe name of the pictureThe name of the pictureClash Royale CLAN TAG#URR8PPP











up vote
2
down vote

favorite
1












If I understand correctly x86_64 is a bi-arch, since it supports running native x86 and x86_64 at the same time (no reboot, no reconfiguration). ia64 is a single arch and does not support x86.



I am trying to understand which architecture supported by the Linux kernel can run in true bi-endian mode, so that the CPU can switch endianess at runtime.



I could not find definitive answer for the following arch namely ppc64(le) and mips64(le) (eg. MIPS64r6). Does one of those support running of (no reboot, no reconfiguration) respectively ppc32(be) and mips32(be) (eg. MIPS32r2) ? Maybe something in the ARM family also ?




linux-kernel architecture




share|improve this question





















  • x86_64 can only run the 32bit subset of x86 (not legacy 16 bit, 8bit, or 4bit). Have you seen (can remember which architecture), has spiral endien: It did one endian when it went from 8 to 16bit, and the other from 16bit to 32 bit (like how americans write there dates (weird). Have a look at arm, if I remember correct, this CPU supports both at run time, though there may not be any kernel/tool support for mixing them.
    – ctrl-alt-delor
    Jul 11 at 7:50






  • 1




    This isn’t authoritative, but the ppc64el architecture qualification page says that “A multi-arch arrangement with the other ports is not feasible, since the kernel doesn't support bi-endianness.” and I get the impression that the statement on the kernel is general. The mips64el page only mentions the other little-endian MIPS architectures. I’m not aware of any endianness-swapping support in the kernel’s thunking layers.
    – Stephen Kitt
    Jul 11 at 8:04















up vote
2
down vote

favorite
1












If I understand correctly x86_64 is a bi-arch, since it supports running native x86 and x86_64 at the same time (no reboot, no reconfiguration). ia64 is a single arch and does not support x86.



I am trying to understand which architecture supported by the Linux kernel can run in true bi-endian mode, so that the CPU can switch endianess at runtime.



I could not find definitive answer for the following arch namely ppc64(le) and mips64(le) (eg. MIPS64r6). Does one of those support running of (no reboot, no reconfiguration) respectively ppc32(be) and mips32(be) (eg. MIPS32r2) ? Maybe something in the ARM family also ?




linux-kernel architecture




share|improve this question





















  • x86_64 can only run the 32bit subset of x86 (not legacy 16 bit, 8bit, or 4bit). Have you seen (can remember which architecture), has spiral endien: It did one endian when it went from 8 to 16bit, and the other from 16bit to 32 bit (like how americans write there dates (weird). Have a look at arm, if I remember correct, this CPU supports both at run time, though there may not be any kernel/tool support for mixing them.
    – ctrl-alt-delor
    Jul 11 at 7:50






  • 1




    This isn’t authoritative, but the ppc64el architecture qualification page says that “A multi-arch arrangement with the other ports is not feasible, since the kernel doesn't support bi-endianness.” and I get the impression that the statement on the kernel is general. The mips64el page only mentions the other little-endian MIPS architectures. I’m not aware of any endianness-swapping support in the kernel’s thunking layers.
    – Stephen Kitt
    Jul 11 at 8:04













up vote
2
down vote

favorite
1









up vote
2
down vote

favorite
1






1





If I understand correctly x86_64 is a bi-arch, since it supports running native x86 and x86_64 at the same time (no reboot, no reconfiguration). ia64 is a single arch and does not support x86.



I am trying to understand which architecture supported by the Linux kernel can run in true bi-endian mode, so that the CPU can switch endianess at runtime.



I could not find definitive answer for the following arch namely ppc64(le) and mips64(le) (eg. MIPS64r6). Does one of those support running of (no reboot, no reconfiguration) respectively ppc32(be) and mips32(be) (eg. MIPS32r2) ? Maybe something in the ARM family also ?




linux-kernel architecture




share|improve this question













If I understand correctly x86_64 is a bi-arch, since it supports running native x86 and x86_64 at the same time (no reboot, no reconfiguration). ia64 is a single arch and does not support x86.



I am trying to understand which architecture supported by the Linux kernel can run in true bi-endian mode, so that the CPU can switch endianess at runtime.



I could not find definitive answer for the following arch namely ppc64(le) and mips64(le) (eg. MIPS64r6). Does one of those support running of (no reboot, no reconfiguration) respectively ppc32(be) and mips32(be) (eg. MIPS32r2) ? Maybe something in the ARM family also ?





linux-kernel architecture





share|improve this question












share|improve this question




share|improve this question








edited Jul 11 at 8:08
























asked Jul 11 at 7:35









malat

408522




408522











  • x86_64 can only run the 32bit subset of x86 (not legacy 16 bit, 8bit, or 4bit). Have you seen (can remember which architecture), has spiral endien: It did one endian when it went from 8 to 16bit, and the other from 16bit to 32 bit (like how americans write there dates (weird). Have a look at arm, if I remember correct, this CPU supports both at run time, though there may not be any kernel/tool support for mixing them.
    – ctrl-alt-delor
    Jul 11 at 7:50






  • 1




    This isn’t authoritative, but the ppc64el architecture qualification page says that “A multi-arch arrangement with the other ports is not feasible, since the kernel doesn't support bi-endianness.” and I get the impression that the statement on the kernel is general. The mips64el page only mentions the other little-endian MIPS architectures. I’m not aware of any endianness-swapping support in the kernel’s thunking layers.
    – Stephen Kitt
    Jul 11 at 8:04

















  • x86_64 can only run the 32bit subset of x86 (not legacy 16 bit, 8bit, or 4bit). Have you seen (can remember which architecture), has spiral endien: It did one endian when it went from 8 to 16bit, and the other from 16bit to 32 bit (like how americans write there dates (weird). Have a look at arm, if I remember correct, this CPU supports both at run time, though there may not be any kernel/tool support for mixing them.
    – ctrl-alt-delor
    Jul 11 at 7:50






  • 1




    This isn’t authoritative, but the ppc64el architecture qualification page says that “A multi-arch arrangement with the other ports is not feasible, since the kernel doesn't support bi-endianness.” and I get the impression that the statement on the kernel is general. The mips64el page only mentions the other little-endian MIPS architectures. I’m not aware of any endianness-swapping support in the kernel’s thunking layers.
    – Stephen Kitt
    Jul 11 at 8:04
















x86_64 can only run the 32bit subset of x86 (not legacy 16 bit, 8bit, or 4bit). Have you seen (can remember which architecture), has spiral endien: It did one endian when it went from 8 to 16bit, and the other from 16bit to 32 bit (like how americans write there dates (weird). Have a look at arm, if I remember correct, this CPU supports both at run time, though there may not be any kernel/tool support for mixing them.
– ctrl-alt-delor
Jul 11 at 7:50




x86_64 can only run the 32bit subset of x86 (not legacy 16 bit, 8bit, or 4bit). Have you seen (can remember which architecture), has spiral endien: It did one endian when it went from 8 to 16bit, and the other from 16bit to 32 bit (like how americans write there dates (weird). Have a look at arm, if I remember correct, this CPU supports both at run time, though there may not be any kernel/tool support for mixing them.
– ctrl-alt-delor
Jul 11 at 7:50




1




1




This isn’t authoritative, but the ppc64el architecture qualification page says that “A multi-arch arrangement with the other ports is not feasible, since the kernel doesn't support bi-endianness.” and I get the impression that the statement on the kernel is general. The mips64el page only mentions the other little-endian MIPS architectures. I’m not aware of any endianness-swapping support in the kernel’s thunking layers.
– Stephen Kitt
Jul 11 at 8:04





This isn’t authoritative, but the ppc64el architecture qualification page says that “A multi-arch arrangement with the other ports is not feasible, since the kernel doesn't support bi-endianness.” and I get the impression that the statement on the kernel is general. The mips64el page only mentions the other little-endian MIPS architectures. I’m not aware of any endianness-swapping support in the kernel’s thunking layers.
– Stephen Kitt
Jul 11 at 8:04
















active

oldest

votes











Your Answer







StackExchange.ready(function()
var channelOptions =
tags: "".split(" "),
id: "106"
;
initTagRenderer("".split(" "), "".split(" "), channelOptions);

StackExchange.using("externalEditor", function()
// Have to fire editor after snippets, if snippets enabled
if (StackExchange.settings.snippets.snippetsEnabled)
StackExchange.using("snippets", function()
createEditor();
);

else
createEditor();

);

function createEditor()
StackExchange.prepareEditor(
heartbeatType: 'answer',
convertImagesToLinks: false,
noModals: false,
showLowRepImageUploadWarning: true,
reputationToPostImages: null,
bindNavPrevention: true,
postfix: "",
onDemand: true,
discardSelector: ".discard-answer"
,immediatelyShowMarkdownHelp:true
);



);








 

draft saved


draft discarded


















StackExchange.ready(
function ()
StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2funix.stackexchange.com%2fquestions%2f454629%2fwhat-architecture-is-bi-endian-at-runtime%23new-answer', 'question_page');

);

Post as a guest






















active

oldest

votes













active

oldest

votes









active

oldest

votes






active

oldest

votes










 

draft saved


draft discarded


























 


draft saved


draft discarded














StackExchange.ready(
function ()
StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2funix.stackexchange.com%2fquestions%2f454629%2fwhat-architecture-is-bi-endian-at-runtime%23new-answer', 'question_page');

);

Post as a guest
































































-

Popular posts from this blog

How to check contact read email or not when send email to Individual?

Image
Clash Royale CLAN TAG #URR8PPP up vote 1 down vote favorite I'm using WordPress 4.9.8, CiviCRM to 5.5.1, I usually send email to contact by Search> Find contacts View contact details Action> Send email Send email ok, Contact received mail ok like picture But status only Email sent though contact read email or not. So, can CiviCRM can change status to Email read when contact read email? wordpress email share | improve this question asked Sep 26 at 0:12 ToanLuong 49 9 add a comment  |  up vote 1 down vote favorite I'm using WordPress 4.9.8, CiviCRM to 5.5.1, I usually send email to contact by Search> Find contacts View contact details Action> Send email Send email ok, Contact received mail ok like picture But status only Email sent though contact read email or not. So, can CiviCRM can change status to Email read when contact read email? wordpress email share | improve this questi...
Read more

Displaying single band from multi-band raster using QGIS

Image
Clash Royale CLAN TAG #URR8PPP 1 How can I extract a single band from multi-band raster in QGIS? I have an remote sensed image which has 6 bands (including NDVI band), I want to display each band separately, but have no idea how to do. I have seen some questions similar here but none worked for me. The original image (has 6 bands) is: I want to display the band 6 which should be like this: But I tried gdal_translate, and couldn't get the correct result. What I have got is: qgis raster multi-band share | improve this question edited Mar 5 at 0:53 Summer asked Mar 4 at 6:42 Summer Summer 23 6 Is this any help gis.stackexchange.com/questions/220658/… ? if not gis.stackexchange.com/questions/62133/… might help. – Michael Stimson Mar 4 at 6:46 Thanks for answering but when I used gdal_translate, qgis showed that 'Error 4: Kayena.tif: No such file or directory". Would you know how to fi...
Read more

How many registers does an x86_64 CPU actually have?

Image
Clash Royale CLAN TAG #URR8PPP up vote 2 down vote favorite I am currently learning reverse engineering and am studying the flags register. I had in my mind that rflags was just another name for one of the 16 general purpose registers, for example rax or rbx . But it looks like rflags is actually an additional register. So that makes 17 registers in total... how many more could there be? I have spent at least an hour on this and found numerous different answers. The best answer so far is this, which says that there are 40 registers in total. 16 General Purpose Registers 2 Status Registers 6 Code Segment Registers 16 SSE Registers 8 FPU/MMX Registers But if I add that up, I get 48. Could anybody provide an official answer on how many registers an x86_64 CPU has (e.g. an Intel i7). Additionally, I have seen references to 'hardware' and 'architectural' registers. What are those registers and how many are there? register x86-64 share | improve this...
Read more