Large SiGe ASICs for digital logic

The name of the pictureThe name of the pictureThe name of the pictureClash Royale CLAN TAG#URR8PPP











up vote
3
down vote

favorite












I am trying to understand if digital ASICs with tens of millions of silicon-germanium gates exist. A comment in another post states (emphasis mine) "SiGe can hit 5 GHz pretty easily even with half a billion gates"—I am trying to confirm or refute this statement.



Below is how I understand things. SiGe (for example, SiGe 9HP from Global Foundries) is a BiCMOS process which integrates two separate technologies. It contains a "cost-effective mature silicon base" which is the 90 nm Si process. On top of this base, it allows for the use of SiGe NPN transistors with "exceptional high-frequency performance".



Looking at the applications of the SiGe 9HP process, it seems these NPN transistors are used for analogue purposes, e.g. for LIDAR, RADAR, 5G, Ethernet, etc. I have not found applications using NPN transistors to build large scale digital logic. A leading SiGe researcher has a list of "selected SiGe circuits" (see right column) and none seems to be large scale digital circuits.



As a side note, I found SiGe used in the context of strained silicon, but as I understand strained silicon is just Si CMOS.



My questions regarding the SiGe process are:



  1. Are SiGe NPN transistors used to build digital gates?

  2. Can digital ASICs be built from tens of millions of SiGe gates?

  3. If the answer to 2) is "yes", are there public examples?

  4. If the answer of 2) is "no", why not (e.g. size, power, yield, ...)?





transistors semiconductors asic







share|improve this question



















  • 1




    I share your concern – you'd typically MOS in digital logic to avoid humongous static currents.
    – Marcus Müller
    Aug 26 at 9:54










  • Do you know the (ballpark) static current of a SiGe NPN transistor?
    – Randomblue
    Aug 26 at 10:05






  • 1




    You mean quiescent or biasing current which is needed to make CML (Current mode logic) work. I think I had to use in the order of a couple of mA per logic gate to make it operate at 40 GHz for example. That's in GlobalFoundries 8HP process btw but that will not scale down much in a newer process because parasitics introduced by wiring etc stay roughly the same. I think the limit (for speed) is the maximum current density allowed in the transistors. Depending on the transistor that limit is in the order of 10 to 100 mA per transistor.
    – Bimpelrekkie
    Aug 26 at 10:33














up vote
3
down vote

favorite












I am trying to understand if digital ASICs with tens of millions of silicon-germanium gates exist. A comment in another post states (emphasis mine) "SiGe can hit 5 GHz pretty easily even with half a billion gates"—I am trying to confirm or refute this statement.



Below is how I understand things. SiGe (for example, SiGe 9HP from Global Foundries) is a BiCMOS process which integrates two separate technologies. It contains a "cost-effective mature silicon base" which is the 90 nm Si process. On top of this base, it allows for the use of SiGe NPN transistors with "exceptional high-frequency performance".



Looking at the applications of the SiGe 9HP process, it seems these NPN transistors are used for analogue purposes, e.g. for LIDAR, RADAR, 5G, Ethernet, etc. I have not found applications using NPN transistors to build large scale digital logic. A leading SiGe researcher has a list of "selected SiGe circuits" (see right column) and none seems to be large scale digital circuits.



As a side note, I found SiGe used in the context of strained silicon, but as I understand strained silicon is just Si CMOS.



My questions regarding the SiGe process are:



  1. Are SiGe NPN transistors used to build digital gates?

  2. Can digital ASICs be built from tens of millions of SiGe gates?

  3. If the answer to 2) is "yes", are there public examples?

  4. If the answer of 2) is "no", why not (e.g. size, power, yield, ...)?





transistors semiconductors asic







share|improve this question



















  • 1




    I share your concern – you'd typically MOS in digital logic to avoid humongous static currents.
    – Marcus Müller
    Aug 26 at 9:54










  • Do you know the (ballpark) static current of a SiGe NPN transistor?
    – Randomblue
    Aug 26 at 10:05






  • 1




    You mean quiescent or biasing current which is needed to make CML (Current mode logic) work. I think I had to use in the order of a couple of mA per logic gate to make it operate at 40 GHz for example. That's in GlobalFoundries 8HP process btw but that will not scale down much in a newer process because parasitics introduced by wiring etc stay roughly the same. I think the limit (for speed) is the maximum current density allowed in the transistors. Depending on the transistor that limit is in the order of 10 to 100 mA per transistor.
    – Bimpelrekkie
    Aug 26 at 10:33












up vote
3
down vote

favorite









up vote
3
down vote

favorite











I am trying to understand if digital ASICs with tens of millions of silicon-germanium gates exist. A comment in another post states (emphasis mine) "SiGe can hit 5 GHz pretty easily even with half a billion gates"—I am trying to confirm or refute this statement.



Below is how I understand things. SiGe (for example, SiGe 9HP from Global Foundries) is a BiCMOS process which integrates two separate technologies. It contains a "cost-effective mature silicon base" which is the 90 nm Si process. On top of this base, it allows for the use of SiGe NPN transistors with "exceptional high-frequency performance".



Looking at the applications of the SiGe 9HP process, it seems these NPN transistors are used for analogue purposes, e.g. for LIDAR, RADAR, 5G, Ethernet, etc. I have not found applications using NPN transistors to build large scale digital logic. A leading SiGe researcher has a list of "selected SiGe circuits" (see right column) and none seems to be large scale digital circuits.



As a side note, I found SiGe used in the context of strained silicon, but as I understand strained silicon is just Si CMOS.



My questions regarding the SiGe process are:



  1. Are SiGe NPN transistors used to build digital gates?

  2. Can digital ASICs be built from tens of millions of SiGe gates?

  3. If the answer to 2) is "yes", are there public examples?

  4. If the answer of 2) is "no", why not (e.g. size, power, yield, ...)?





transistors semiconductors asic







share|improve this question















I am trying to understand if digital ASICs with tens of millions of silicon-germanium gates exist. A comment in another post states (emphasis mine) "SiGe can hit 5 GHz pretty easily even with half a billion gates"—I am trying to confirm or refute this statement.



Below is how I understand things. SiGe (for example, SiGe 9HP from Global Foundries) is a BiCMOS process which integrates two separate technologies. It contains a "cost-effective mature silicon base" which is the 90 nm Si process. On top of this base, it allows for the use of SiGe NPN transistors with "exceptional high-frequency performance".



Looking at the applications of the SiGe 9HP process, it seems these NPN transistors are used for analogue purposes, e.g. for LIDAR, RADAR, 5G, Ethernet, etc. I have not found applications using NPN transistors to build large scale digital logic. A leading SiGe researcher has a list of "selected SiGe circuits" (see right column) and none seems to be large scale digital circuits.



As a side note, I found SiGe used in the context of strained silicon, but as I understand strained silicon is just Si CMOS.



My questions regarding the SiGe process are:



  1. Are SiGe NPN transistors used to build digital gates?

  2. Can digital ASICs be built from tens of millions of SiGe gates?

  3. If the answer to 2) is "yes", are there public examples?

  4. If the answer of 2) is "no", why not (e.g. size, power, yield, ...)?





transistors semiconductors asic




transistors semiconductors asic






share|improve this question















share|improve this question













share|improve this question




share|improve this question








edited Aug 26 at 17:11









Peter Mortensen

1,56131422




1,56131422










asked Aug 26 at 9:49









Randomblue

4,4052275148




4,4052275148







  • 1




    I share your concern – you'd typically MOS in digital logic to avoid humongous static currents.
    – Marcus Müller
    Aug 26 at 9:54










  • Do you know the (ballpark) static current of a SiGe NPN transistor?
    – Randomblue
    Aug 26 at 10:05






  • 1




    You mean quiescent or biasing current which is needed to make CML (Current mode logic) work. I think I had to use in the order of a couple of mA per logic gate to make it operate at 40 GHz for example. That's in GlobalFoundries 8HP process btw but that will not scale down much in a newer process because parasitics introduced by wiring etc stay roughly the same. I think the limit (for speed) is the maximum current density allowed in the transistors. Depending on the transistor that limit is in the order of 10 to 100 mA per transistor.
    – Bimpelrekkie
    Aug 26 at 10:33












  • 1




    I share your concern – you'd typically MOS in digital logic to avoid humongous static currents.
    – Marcus Müller
    Aug 26 at 9:54










  • Do you know the (ballpark) static current of a SiGe NPN transistor?
    – Randomblue
    Aug 26 at 10:05






  • 1




    You mean quiescent or biasing current which is needed to make CML (Current mode logic) work. I think I had to use in the order of a couple of mA per logic gate to make it operate at 40 GHz for example. That's in GlobalFoundries 8HP process btw but that will not scale down much in a newer process because parasitics introduced by wiring etc stay roughly the same. I think the limit (for speed) is the maximum current density allowed in the transistors. Depending on the transistor that limit is in the order of 10 to 100 mA per transistor.
    – Bimpelrekkie
    Aug 26 at 10:33







1




1




I share your concern – you'd typically MOS in digital logic to avoid humongous static currents.
– Marcus Müller
Aug 26 at 9:54




I share your concern – you'd typically MOS in digital logic to avoid humongous static currents.
– Marcus Müller
Aug 26 at 9:54












Do you know the (ballpark) static current of a SiGe NPN transistor?
– Randomblue
Aug 26 at 10:05




Do you know the (ballpark) static current of a SiGe NPN transistor?
– Randomblue
Aug 26 at 10:05




1




1




You mean quiescent or biasing current which is needed to make CML (Current mode logic) work. I think I had to use in the order of a couple of mA per logic gate to make it operate at 40 GHz for example. That's in GlobalFoundries 8HP process btw but that will not scale down much in a newer process because parasitics introduced by wiring etc stay roughly the same. I think the limit (for speed) is the maximum current density allowed in the transistors. Depending on the transistor that limit is in the order of 10 to 100 mA per transistor.
– Bimpelrekkie
Aug 26 at 10:33




You mean quiescent or biasing current which is needed to make CML (Current mode logic) work. I think I had to use in the order of a couple of mA per logic gate to make it operate at 40 GHz for example. That's in GlobalFoundries 8HP process btw but that will not scale down much in a newer process because parasitics introduced by wiring etc stay roughly the same. I think the limit (for speed) is the maximum current density allowed in the transistors. Depending on the transistor that limit is in the order of 10 to 100 mA per transistor.
– Bimpelrekkie
Aug 26 at 10:33










1 Answer
1






active

oldest

votes

















up vote
4
down vote













NPN and PNP transistors use more current when building logic. You need to pass current through the base-emitter junction in order to turn them on. In MOS, to first order, the only current you need is to charge the gate capacitance.



This is why CMOS has replaced bipolar in almost all logic applications (there are exceptions, such as ECL in PLL dividers).



So to answer your questions:




Are SiGe NPN transistors used to build digital gates?




Yes. This is done either for very simple, small logic, when you might need a few hundred control gates in a power amplifier or similar (and you can save the cost of the BiCMOS part in the process), or when logic needs to be really fast (for example in some of the building blocks in PLLs).




Can digital ASICs be built from tens of millions of SiGe gates?




While I don't think there is a physical reason why not, the current required to power such a chip makes it practically unfeasible - it would get very hot and expensive. The advantages of CMOS just make it to be an excellent digital technology.






share|improve this answer




















  • Do you have figures regarding the current requirements of a SiGe NPN transistor?
    – Randomblue
    Aug 26 at 10:07










Your Answer




StackExchange.ifUsing("editor", function ()
return StackExchange.using("mathjaxEditing", function ()
StackExchange.MarkdownEditor.creationCallbacks.add(function (editor, postfix)
StackExchange.mathjaxEditing.prepareWmdForMathJax(editor, postfix, [["\$", "\$"]]);
);
);
, "mathjax-editing");

StackExchange.ifUsing("editor", function ()
return StackExchange.using("schematics", function ()
StackExchange.schematics.init();
);
, "cicuitlab");

StackExchange.ready(function()
var channelOptions =
tags: "".split(" "),
id: "135"
;
initTagRenderer("".split(" "), "".split(" "), channelOptions);

StackExchange.using("externalEditor", function()
// Have to fire editor after snippets, if snippets enabled
if (StackExchange.settings.snippets.snippetsEnabled)
StackExchange.using("snippets", function()
createEditor();
);

else
createEditor();

);

function createEditor()
StackExchange.prepareEditor(
heartbeatType: 'answer',
convertImagesToLinks: false,
noModals: false,
showLowRepImageUploadWarning: true,
reputationToPostImages: null,
bindNavPrevention: true,
postfix: "",
onDemand: true,
discardSelector: ".discard-answer"
,immediatelyShowMarkdownHelp:true
);



);













 

draft saved


draft discarded


















StackExchange.ready(
function ()
StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f392756%2flarge-sige-asics-for-digital-logic%23new-answer', 'question_page');

);

Post as a guest

















1 Answer
1






active

oldest

votes








1 Answer
1






active

oldest

votes









active

oldest

votes






active

oldest

votes








up vote
4
down vote













NPN and PNP transistors use more current when building logic. You need to pass current through the base-emitter junction in order to turn them on. In MOS, to first order, the only current you need is to charge the gate capacitance.



This is why CMOS has replaced bipolar in almost all logic applications (there are exceptions, such as ECL in PLL dividers).



So to answer your questions:




Are SiGe NPN transistors used to build digital gates?




Yes. This is done either for very simple, small logic, when you might need a few hundred control gates in a power amplifier or similar (and you can save the cost of the BiCMOS part in the process), or when logic needs to be really fast (for example in some of the building blocks in PLLs).




Can digital ASICs be built from tens of millions of SiGe gates?




While I don't think there is a physical reason why not, the current required to power such a chip makes it practically unfeasible - it would get very hot and expensive. The advantages of CMOS just make it to be an excellent digital technology.






share|improve this answer




















  • Do you have figures regarding the current requirements of a SiGe NPN transistor?
    – Randomblue
    Aug 26 at 10:07














up vote
4
down vote













NPN and PNP transistors use more current when building logic. You need to pass current through the base-emitter junction in order to turn them on. In MOS, to first order, the only current you need is to charge the gate capacitance.



This is why CMOS has replaced bipolar in almost all logic applications (there are exceptions, such as ECL in PLL dividers).



So to answer your questions:




Are SiGe NPN transistors used to build digital gates?




Yes. This is done either for very simple, small logic, when you might need a few hundred control gates in a power amplifier or similar (and you can save the cost of the BiCMOS part in the process), or when logic needs to be really fast (for example in some of the building blocks in PLLs).




Can digital ASICs be built from tens of millions of SiGe gates?




While I don't think there is a physical reason why not, the current required to power such a chip makes it practically unfeasible - it would get very hot and expensive. The advantages of CMOS just make it to be an excellent digital technology.






share|improve this answer




















  • Do you have figures regarding the current requirements of a SiGe NPN transistor?
    – Randomblue
    Aug 26 at 10:07












up vote
4
down vote










up vote
4
down vote









NPN and PNP transistors use more current when building logic. You need to pass current through the base-emitter junction in order to turn them on. In MOS, to first order, the only current you need is to charge the gate capacitance.



This is why CMOS has replaced bipolar in almost all logic applications (there are exceptions, such as ECL in PLL dividers).



So to answer your questions:




Are SiGe NPN transistors used to build digital gates?




Yes. This is done either for very simple, small logic, when you might need a few hundred control gates in a power amplifier or similar (and you can save the cost of the BiCMOS part in the process), or when logic needs to be really fast (for example in some of the building blocks in PLLs).




Can digital ASICs be built from tens of millions of SiGe gates?




While I don't think there is a physical reason why not, the current required to power such a chip makes it practically unfeasible - it would get very hot and expensive. The advantages of CMOS just make it to be an excellent digital technology.






share|improve this answer












NPN and PNP transistors use more current when building logic. You need to pass current through the base-emitter junction in order to turn them on. In MOS, to first order, the only current you need is to charge the gate capacitance.



This is why CMOS has replaced bipolar in almost all logic applications (there are exceptions, such as ECL in PLL dividers).



So to answer your questions:




Are SiGe NPN transistors used to build digital gates?




Yes. This is done either for very simple, small logic, when you might need a few hundred control gates in a power amplifier or similar (and you can save the cost of the BiCMOS part in the process), or when logic needs to be really fast (for example in some of the building blocks in PLLs).




Can digital ASICs be built from tens of millions of SiGe gates?




While I don't think there is a physical reason why not, the current required to power such a chip makes it practically unfeasible - it would get very hot and expensive. The advantages of CMOS just make it to be an excellent digital technology.







share|improve this answer












share|improve this answer



share|improve this answer










answered Aug 26 at 10:05









Joren Vaes

7,8381344




7,8381344











  • Do you have figures regarding the current requirements of a SiGe NPN transistor?
    – Randomblue
    Aug 26 at 10:07
















  • Do you have figures regarding the current requirements of a SiGe NPN transistor?
    – Randomblue
    Aug 26 at 10:07















Do you have figures regarding the current requirements of a SiGe NPN transistor?
– Randomblue
Aug 26 at 10:07




Do you have figures regarding the current requirements of a SiGe NPN transistor?
– Randomblue
Aug 26 at 10:07

















 

draft saved


draft discarded















































 


draft saved


draft discarded














StackExchange.ready(
function ()
StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f392756%2flarge-sige-asics-for-digital-logic%23new-answer', 'question_page');

);

Post as a guest
































































-

Popular posts from this blog

How to check contact read email or not when send email to Individual?

Image
Clash Royale CLAN TAG #URR8PPP up vote 1 down vote favorite I'm using WordPress 4.9.8, CiviCRM to 5.5.1, I usually send email to contact by Search> Find contacts View contact details Action> Send email Send email ok, Contact received mail ok like picture But status only Email sent though contact read email or not. So, can CiviCRM can change status to Email read when contact read email? wordpress email share | improve this question asked Sep 26 at 0:12 ToanLuong 49 9 add a comment  |  up vote 1 down vote favorite I'm using WordPress 4.9.8, CiviCRM to 5.5.1, I usually send email to contact by Search> Find contacts View contact details Action> Send email Send email ok, Contact received mail ok like picture But status only Email sent though contact read email or not. So, can CiviCRM can change status to Email read when contact read email? wordpress email share | improve this question asked Se
Read more

Bahrain

Image
For other uses, see Bahrain (disambiguation). Sovereign island state in the Persian Gulf Kingdom of Bahrain مملكة البحرين   (Arabic) Mamlakat al-Baḥrayn Flag Coat of arms Anthem:  نشيد البحرين الوطني Bahrainona Our Bahrain Location of   Bahrain    (circled in red) Capital and largest city Manama 26°13′N 50°35′E  /  26.217°N 50.583°E  / 26.217; 50.583 Official languages Arabic Ethnic groups (2010 [1] ) 50.7% Arab (46% Bahrani, 4.7% other Arabs) 45.5% Asian 1% European 1.2% Others Religion Islam Demonym(s) Bahraini Government Unitary constitutional monarchy • King Hamad bin Isa Al Khalifa • Crown Prince Salman bin Hamad bin Isa Al Khalifa • Prime Minister Khalifa bin Salman Al Khalifa Legislature National Assembly • Upper house Consultative Council • Lower house Council of Representatives Independence • Declared Independence [2] 14 August 1971 • from United Kingdom [1] 15 August 1971 • Admitted to the United Nations 21 September 1971 • Kingdom of Bahrain 14 February 2002
Read more

Postfix configuration issue with fips on centos 7; mailgun relay

Image
Clash Royale CLAN TAG #URR8PPP up vote 0 down vote favorite I am trying to setup postfix to relay all mail generated on the local machine via SMTP to a mailgun relay. I have used the mailgun relay before with success on an ubuntu server, but I am migrating to a Centos 7 server which I will be running in FIPS mode. There error log is below, slightly sanitized. I have a small enough network that I choose to have each machine reach out to mailgun individually (this the loopback-only, 127.0.0.0/8 restrictions) and no firewall open port allowing smtp in to the machine. I assume the FIPS mode (and with it disabling of MD5) is causing problems, but I don't know how to overcome it or if it is even possible for tls_fprint to use some supported hash such as sha256 or sha512. However, the relay=none is slightly concerning since I have relayhost set, but perhaps that is because the smtp process is failing? Any help would be appreciated! postconf -n: alias_database = hash:/etc/alia
Read more